

**UNITED STATES PATENT APPLICATION**

of

**Hsiang-Lan Lung**

for

**HIGH DENSITY SINGLE TRANSISTOR FERROELECTRIC**

**NON-VOLATILE MEMORY**

WORKMAN, NYDEGGER & SEELEY  
A PROFESSIONAL CORPORATION  
ATTORNEYS AT LAW  
1000 EAGLE GATE TOWER  
60 EAST SOUTH TEMPLE

FOOTING 03428860

## BACKGROUND OF THE INVENTION

### The Field of the Invention:

The present invention relates to non-volatile memory cells. More particularly, the present invention relates to an apparatus and method for providing high-density single transistor memory cells for use in semiconductor devices.

### The Relevant Technology:

It is well known that ferroelectric materials may be used to store information in a non-volatile memory cell. Ferroelectric materials possess two characteristics that make them ideal for such use: a bi-stable polarization (positive or negative) that corresponds to a "1" or a "0" digital logic state, and the ability to retain such states in the absence of electrical power to the memory cell. The polarization effect demonstrated by ferroelectric materials is best understood as a non-zero charge per unit area on the ferroelectric device (such as a capacitor) that exists at zero voltage.

A variety of ferroelectric memory ("FEM") structures are known in the art, including ferroelectric random access memories ("FRAMs") that employ two transistor-two capacitor (2T/2C) and one transistor-one capacitor (1T/1C) FEM cells on integrated circuit chips. In such FEM cells, the capacitor is generally made by sandwiching a thin ferroelectric film between two electrically conductive electrodes. Also known in the art is the use of a ferroelectric film to form a field effect transistor ("FET"), where the gate of the FET includes a ferroelectric material. A popular type of such ferroelectric gate-controlled devices is the metal-ferroelectric-metal-oxide-silicon ("MFAMOS") FET, often incorporated in FRAMs. FRAMs having MFAMOS FET structures are often desired over the transistor-capacitor configurations because they occupy less area on the

1 semiconductor surface, and because they provide non-destructive readout ("NDRO") of  
2 the FRAM cells. With the ever-present drive for circuit size reduction in integrated  
3 circuit chip fabrication, however, attention is directed to creating smaller, more compact  
4 FEM cells. A need therefore exists to produce a MF MOS FRAM cell that may be  
5 incorporated into a high density memory cell array while, at the same time, preserving  
6 FRAM circuit designs.



1 the source line. In this manner, the top and bottom electrodes of the ferroelectric gate  
2 unit are electrically coupled to the word line and bit line, respectively. These electrical  
3 couplings enable the ferroelectric material between the top and bottom electrodes to be  
4 polarized in connection with program and erase operations. Through such program and  
5 erase operations, the ferroelectric material is polarized into one of its bi-stable  
6 orientations corresponding to a "1" or "0" digital logic. The logic state is maintained by  
7 the ferroelectric material after the program or erase operation is completed and electrical  
8 power is removed from the FEM cell. A subsequent read operation senses the logic state  
9 of the ferroelectric material via accompanying circuitry. Thus the FEM cell memory is  
10 stored in a non-volatile manner to be subsequently read without disturbing the logic state  
11 of the cell. Memory cell densities of 16 megabits ("Mbits") and above are possible with  
12 the present invention.

13         These and other objects and features of the present invention will become more  
14 fully apparent from the following description and appended claims, or may be learned by  
15 the practice of the invention as set forth hereinafter.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

In order that the manner in which the above recited and other advantages and features of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof that are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 is a cross sectional side view of a semiconductor substrate upon which a single-transistor ferroelectric memory cell is constructed according to the present invention;

Figure 2 is a cross sectional side view of a step in the construction of the FEM cell;

Figure 3 is a cross sectional side view of a further step in the construction of the FEM cell;

Figure 4 is a cross sectional side view of a further step in the construction of the FEM cell;

Figure 5 is a cross sectional side view of two FEM cells constructed according to the present invention;

Figure 6 is a representative top view of various FEM cells disposed in a memory cell array in accordance with the present invention;

Figure 7 is an electrical diagram depicting the circuitry of a FEM cell within a memory cell array.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A ferroelectric memory ("FEM") cell of the present invention is constructed in the manner described below. Referring to Figure 1, a semiconductor substrate 10 is shown upon which a FEM cell is fabricated. Preferably, the substrate 10 comprises silicon, though other suitable substrates may also be used. A p-well layer 12 is formed in the substrate 10, and is also referred to herein as a region of a first conductive type. The p-well 12 is preferably formed by boron or boron compound ion implantation and diffusion techniques well known in the art, but other suitable substances may be employed as well to form the p-well. Alternatively, other techniques, such as plasma immersion ion implantation, gas immersion laser doping, or plasma assisted doping, may be used to dope this and other doped structures in the FEM cell. The ion implantation is, for example, conducted at an energy of 50 KeV and at a dosage of  $8 \times 10^{12} \text{ cm}^{-2}$ . The p-well 12 is isolated from other areas of the substrate 10 preferably by a shallow trench isolation process, thus forming isolation trenches 14. Other isolation methods may be employed to isolate the substrate 10 including, for example, field oxide application.

Referring now to Figure 2, three shallow n-type regions, also referred to herein as regions of a second conductive type and comprising a source region 16 and two drain regions 18, are implanted on the p-well 12 preferably by ion implantation and diffusion. Preferably, arsenic is employed as the dopant at an energy of about 70 KeV and a dosage of about  $3 \times 10^{15} \text{ cm}^{-2}$ , though again it is appreciated that other appropriate dopants could be utilized including, for example, phosphorus. Each drain region 18 is oppositely disposed on either side of the source region 16, with each drain region preferably having a spacing from the source region of about .18 to .35  $\mu\text{m}$ . A channel 19 comprises the shallow portion of the p-well 12 that resides in the spacing between the source 16 and

1 each drain 18. The p-well 12, source and drain regions 16 and 18, and the channel 19 are  
2 diffused to provide the proper electrical characteristics to such regions. A gate oxide  
3 layer 20, preferably  $\text{SiO}_2$ , is grown over the source 16, drains 18, and p-well 12 using  
4 known processes, including thermal oxidation or chemical vapor deposition ("CVD").

5 Figure 3 depicts the next step in the FEM cell construction, that being the  
6 deposition of a lower polycrystalline silicon ("polysilicon") layer 22 over the gate oxide  
7 20. After being deposited to a preferred thickness of about 500 to 700 Å, the lower  
8 polysilicon layer 22 is doped to the desired polarity, which preferably is n-type. The  
9 lower polysilicon layer 22 assists in protecting the gate oxide 20 from damage during  
10 further process steps.

11 Formation of a FEM gate unit is begun atop the polysilicon layer 22 by depositing  
12 a bottom electrode 26. The bottom electrode 26 is deposited by known deposition  
13 processes, such as physical vapor deposition ("PVD") or chemical vapor deposition  
14 ("CVD"), and preferably comprises platinum. Alternatively, other materials that may be  
15 used to form the bottom electrode 26 include ruthenium, iridium,  $\text{RuO}_2$ , or  $\text{IrO}_2$ , or other  
16 suitable noble metal oxides or alloys thereof. The thickness of the electrode 26 is from  
17 about 500 to 1,500 Å. It is noted that, in an alternative embodiment, the lower  
18 polysilicon layer 22 may be eliminated from the FEM cell. In such an embodiment, the  
19 bottom electrode 26 would provide the protective function for the gate oxide 20 formerly  
20 provided by the lower polysilicon layer 22 as noted above.

21 Next, a ferroelectric material layer 28 is deposited on the bottom electrode 26  
22 using known techniques such as CVD, sputtering, and sol-gel processing. Preferably, the  
23 ferroelectric material 28 comprises  $\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$ , known as lead zirconate titanate oxide  
24 ("PZT"), and is deposited to a thickness from about 800 to 2,000 Å. Alternative



1 ferroelectric materials that may also be used include  $\text{SrBiTa}_2\text{O}_9$ , known as strontium  
2 bismuth tantalite oxide ("SBT"),  $\text{Pb}_5\text{Ge}_3\text{O}_{11}$ , and  $\text{BaTiO}_3$ .

3 A top electrode 30 is then formed over the ferroelectric material 28 to a thickness  
4 of from about 500 to 1,500 Å. As with the bottom electrode 26, the top electrode 30 is  
5 deposited by known deposition processes, such as PVD or CVD, and preferably  
6 comprises platinum. Alternatively, other materials that may be used to form the top  
7 electrode 30 include ruthenium, iridium,  $\text{RuO}$ , or  $\text{IrO}_2$ , or other suitable noble metal  
8 oxides or alloys thereof.

9 At this point the top electrode 30, ferroelectric material 28, bottom electrode 26,  
10 and lower polysilicon layer 22 are cut and sized by etching or similar techniques above  
11 the source 16 such that two FEM gate units 32 are formed thereby as shown in Figure 4.  
12 Each FEM gate unit 32 is disposed above a respective drain 18 and a portion of the p-  
13 well 12 defined in the semiconductor substrate 10. Each of the two FEM gate units 32  
14 are disposed partially over the source 16. A sealing layer 34 is applied to the sides of  
15 each FEM cell 32 to protect the ferroelectric material 28 from hydrogen damage during  
16 further fabrication process steps. The sealing layer is preferably deposited by CVD and  
17 comprises of  $\text{Si}_3\text{N}_4$ , though  $\text{Al}_2\text{O}_3$  or similar substances may also be employed as  
18 appreciated by one of skill in the art. It is noted here that the various layers of the FEM  
19 gate unit 32 need not precisely resemble the configuration as shown, as their shapes may  
20 be modified by various fabrication process steps. For the sake of clarity, however, the  
21 FEM gate unit 32 is depicted having aligned and contiguous side walls.

22 Referring now to Figure 5, an upper polysilicon layer 36 is shown deposited atop  
23 both FEM gate units 32, isolation trenches 14, and the region above the source 16. The  
24 upper polysilicon layer is preferably approximately 800 to 1,500 Å in thickness and

1 appropriately doped so as to be electrically conductive. Such doping may be provided by  
2 doping As or P during the CVD polysilicon process. At this point further complimentary  
3 metal-oxide-semiconductor ("CMOS") fabrication process steps may be performed as is  
4 known in the art, including metallization steps that connect conductive electrodes (not  
5 shown) to the source 16, the drain 18, and the upper polysilicon layer 36. Two FEM cells  
6 50 as described above are therefore depicted in Figure 5.

7 Figure 6 is a top view of various components of several FEM cells 50 arranged in  
8 a memory cell array. The figure depicts the source 16 and the drains 18 as doped regions  
9 extending in a columnar fashion along the semiconductor substrate 10 and upper  
10 polysilicon layers 36 partially shown extending laterally along the top portion of the  
11 various cells. Other components of the FEM cell 50 have been omitted from the figure  
12 for clarity. In the FEM cell 50 of the present invention, the source 16 serves as the source  
13 line to the cell, while the drain 18 serves as the bit line and the upper polysilicon layer 36  
14 serves as the word line. The word line (upper polysilicon layer) is in electrical  
15 communication with the top electrode 30 of the FEM gate unit 32, while the bit line  
16 (drain) overlaps the bottom electrode 26 through a coupling region 52, which resides  
17 directly above the drain 18 as outlined in Figures 5 and 6. This electrical scheme is  
18 referred to herein as drain-side coupling and it comprises a means for controlling the  
19 polarization of the ferroelectric material. In this way, the FEM cell 50 is programmed  
20 and non-destructively read, as described below.

21 **Ins-B17**

22 Figure 7 is an electrical diagram of one of the two FEM cells 50 of Figure 5. The  
23 FEM cell 50 disclosed herein represents a ferroelectric gate, single-transistor MFMOS  
24 transistor. The FEM cell 50, formed according to the present invention, is an efficient  
non-volatile storage device because the FEM gate unit 32, disposed above the channel 19,

1 is able to shift the polarity of the channel, thus reducing the threshold voltage, *i.e.*, the  
2 voltage potential that needs to exist between the source 16 and the drain 18 in order for  
3 an electrical current to be produced. A low threshold voltage allows current to more  
4 easily flow from the source 16 to the drain 18 via the channel 19. Conversely, the FEM  
5 gate unit 32 may shift the polarity of the channel 19, thereby increasing the threshold  
6 voltage of the channel and restricting current flow from the source 16 to the drain 18.

7 To program a single FEM cell 50 to a "1" digital logic (the high threshold state), a  
8 positive voltage of from about 3 to 8 V is applied to the bottom electrode 26 via the bit  
9 line (drain 18), while the top electrode 30 is grounded via the word line (upper  
10 polysilicon layer 36). The voltage potential thus created is in amount greater than the  
11 coercive voltage, which is the voltage necessary to change the polarization state of the  
12 ferroelectric material 28. This causes the ferroelectric material 28 to polarize in an  
13 upward (or positive) direction. Once the voltage potential is removed, the ferroelectric  
14 material 28 substantially maintains the voltage-induced positive polarization, and now  
15 resides in one of its bi-stable polarization states where a small amount of positive charge  
16 is located at the interface of the ferroelectric material 28 and the top electrode 30, and a  
17 small amount of negative charge is located at the interface of the ferroelectric material 28  
18 and the bottom electrode 26. This negative charge at the bottom interface in turn induces  
19 a small positive charge build-up in the channel 19, thus increasing the threshold voltage  
20 between the source 16 and the drain 18.

21 To program (or erase) the FEM cell 50 to a "0" digital logic (the low threshold  
22 state), a positive voltage of from about 3 to 8 V is applied to the top electrode via the  
23 word line, while the bottom electrode 26 is grounded via the bit line. Now the  
24 ferroelectric material 28 polarizes in a downward (or negative) direction. Once the

1 voltage potential is removed, the ferroelectric material 28 remains in its other bi-stable  
2 polarization state, and in a similar manner to the description above, induces a small  
3 negative charge build-up in the channel 19, thus decreasing the threshold voltage between  
4 the source 16 and the drain 18.

5 To read the programmed FEM cell 50, a positive voltage of from about 3 to 8 V is  
6 applied to both the word line and the bit line, while the source line is grounded. Sense  
7 circuitry incorporated into the memory cell array then detects the amount of current  
8 flowing from the drain 18 to the source 16 across channel 19, which current is determined  
9 by the polarization-dependent threshold voltage induced by the programmed ferroelectric  
10 material. The sense circuitry thus determines whether the FEM cell 50 is holding a "1"  
11 or a "0" digital logic, and this information is then forwarded to be processed as needed by  
12 other electronic circuitry. It is noted that the information held by the FEM cell 50 is not  
13 destroyed during the read process, thus advantageously eliminating the need to re-  
14 program the cell after it has been read. This preserves the longevity of the ferroelectric  
15 material 28, which is subject to fatigue as the number of switching operations increases.

16 It should be appreciated that the FEM cell fabrication method disclosed herein  
17 comprises a part of a complete integrated circuit fabrication process for forming non-  
18 volatile memory or similar devices. It is understood that the FEM cell and method for  
19 making the same may be applicable to other semiconductor technologies where  
20 ferroelectric materials are employed.

21 In summary, the FEM cell disclosed herein enables highly compact memory cell  
22 arrays by utilizing both drain side electrical coupling of the drain and FEM gate unit and  
23 memory cell source line sharing. FRAMs having a memory density exceeding 16 Mbits  
24 are possible using this FEM cell. Moreover, the FEM cell is fabricated using procedures

1 known in the art. Because the reading of the present FEM cell is non-destructive, no re-  
2 writing of cell is necessary after a read operation is performed, and the operating lifetime  
3 of the ferroelectric material is prolonged. The FEM cell of the present invention may be  
4 the primary component of a memory cell as described herein, or it may be coupled to  
5 other transistors by conventional means that are well known to one of skill in the art.

6 The present claimed invention may be embodied in other specific forms without  
7 departing from its spirit or essential characteristics. The described embodiments are to be  
8 considered in all respects only as illustrative, not restrictive. The scope of the invention  
9 is, therefore, indicated by the appended claims rather than by the foregoing description.  
10 All changes that come within the meaning and range of equivalency of the claims are to  
11 be embraced within their scope.

12 What is claimed and desired to be secured by United States Letters Patent is:  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24